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Abstract— Top-down ZnO nanowire FETs have been fabricated 
using  mature photolithography,  ZnO atomic layer deposition 
(ALD) and plasma etching. This paper investigates the effects of 
oxygen adsorption by measuring FET characteristics at 
different gate bias sweep rates and by characterizing hysteresis 
effects.  Unpassivated devices exhibit a low threshold voltage 
shift of   5.4 V when the gate bias sweep rate is varied from 2500 
V/s to 1.2 V/s and a low hysteresis width of less than 1.5 V. These 
results are considerably better than the state of the art for 
bottom-up as-fabricated ZnO nanowire FETs and demonstrate 
the suitability of this top-down technology for biosensor 
applications.  
I.  INTRODUCTION  
Over the last decade, nanowire devices have emerged as 
important candidates for biosensors [1]-[2]. There are many 
reasons why silicon nanowires are of interest, including high 
surface-to-volume ratio, high sensitivity, and real-time, label-
free detection without expensive optical components.  Most 
of this research has concentrated on silicon nanowires 
because of their compatibility with CMOS technology.  
ZnO is also an attractive material for biosensor 
applications because the low growth temperature [3] is 
compatible with biosensor fabrication on cheap polymer 
substrates. Fabrication of ZnO nanowire FETs by bottom-up 
self-assembly has received considerable attention [4] and 
transistors with remarkable values of mobility have been 
reported. However, the transistors show undesirable 
hysteresis behaviour and the nanowires need to be covered 
with a passivation layer (typically a polymer) to improve the 
characteristics [5]. For example, Maeng et al [6] measured 
11.6 V of threshold voltage shift on unpassivated bottom-up 
ZnO nanowire FETs, but this reduced to 3.3 V on PMMA 
passivated devices. Similarly, Hong et al showed a hysteresis 
width of 35  V for their unpassivated bottom-up nanowire 
devices [5]. Unfortunately, the use of a passivation layer is 
not compatible with biosensor applications, since the 
nanowire surface needs to be functionalized for target 
molecule capture. So far, there have been no reports on the 
hysteresis behaviour of top-down fabricated ZnO nanowire 
FETs.   
Recently the authors have developed a top-down approach 
to the fabrication of ZnO nanowire transistors and the 
resulting devices showed well behaved electrical 
characteristics with excellent values of breakdown voltage 
[7].  In this paper, we study the effects of hysteresis and gate 
bias sweep rate on top-down fabricated ZnO nanowire FETs. 
It is shown that a low threshold voltage shift of 5.4 V can be 
achieved for gate bias sweep rates in the range 2500 to               
1.2 V/s, together with a low hysteresis width of <1.5  V 
without the use of a passivating layer.   These results are 
significantly better than equivalent results for bottom-up 
fabricated ZnO nanowire FETs [5]-[6] and demonstrate that 
this top-down technology is well suited for biosensor 
applications. 
I.    EXPERIMENT 
    Fig. 1  shows  a  schematic  of  the  top-down  fabrication 
process.  A p-type Si substrate was used as the transistor 
back-gate.  A 200 nm SiO2 layer was thermally grown and 
anisotropically reactive ion etched to form 100 nm pillars. A 
34 nm (measured by ellipsometer) layer of ZnO was then 
deposited at 100
oC using remote plasma atomic layer 
deposition (ALD) in an Oxford Instruments Plasma 
Technology (OIPT) FlexAl system using diethyl zinc (DEZ) 
 
Fig. 1.        Top-down fabrication process of ZnO nanowire FET  (a) a 200 
nm SiO2 thermally grown through wet oxidation  (b) SiO2 dry etched to form 
~100 nm pillars  (c) ZnO thin film deposited by ALD (d) anisotropic ICP 
etch to obtain nanowires at the side of the oxide pillars.  This research is supported by the Malaysian Ministry of Higher Education 
through a doctoral scholarship.   
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as the precursor, an RF power of  100 W, a pressure of 15  
mTorr and an O2 flow of 60 sccm. ZnO nanowires were 
fabricated using an anisotropic Inductively Coupled Plasma 
(ICP) CHF3 etch to form nanowires at the sides of the SiO2 
pillars as shown in Fig. 1d. Aluminum source and drain 
electrodes were deposited by e-beam evaporation and 
patterned by lift-off. The Al contacts were then annealed in a 
Rapid Thermal Annealer at 350
oC for 2 mins. 
Fig. 2 shows an optical image of the device taken after 
the metallization process. The light area is the Al contact 
pads, the red area is the ZnO source/drain and the nanowires 
are formed at each side of the green oxide pillars. An SEM 
cross-section was taken across the red dotted line and the 
nanowire dimensions were measured as shown in Fig. 2. Note 
that all measured results were tilt corrected as the sample was 
tilted during the measurement. The nanowire height and 
width were measured at 93 nm and 38 nm, respectively. The 
nanowire height is determined by the height of the SiO2 pillar 
and the amount of over-etch of the ZnO layer (9% in this 
case). The  nanowire width is 38 nm at the base, which  is the 
same as the thickness of ZnO film after deposition.   
  The current-voltage characteristics of the devices were 
measured with an Agilent Technologies B1500 
Semiconductor parameter analyzer. All electrical 
measurements were done in the dark at room temperature. 
II.  RESULTS 
   Fig.  3a shows the transfer characteristics plotted on a 
semi-logarithmic scale measured at different back gate bias 
sweep rates (2500, 6 and 1.2 V/s) at a fixed drain voltage 
(VD) of 1  V.   The ZnO NWFET operates in n-type 
enhancement mode with a large modulation of channel 
conductance of 5 orders of magnitude. 
 
  Hysteresis is important for biosensor applications and the 
hysteresis width was defined as the difference in gate voltage 
during forward and reverse sweeps at a drain current, ID of    
1 pA.  Hysteresis widths were found to be at 0.70 V, 1 V and 
0.88 V at gate voltage (VG) sweep rates of 2500, 6 and 1.2 
V/s, respectively. When the gate voltage sweep rate 
decreased, the transfer curves were shifted in a positive 
direction as clearly shown in Fig. 3a. Single sweep ID-VG 
characteristics plotted on a linear scale are shown in the inset 
of Fig. 3a. As the gate bias sweep rate was decreased from 
2500 to 1.2 V/s, the threshold voltage shifted in the positive 
gate bias direction from 24.5  V to 27.5  V. The threshold 
voltage was obtained by linear extrapolation of the ID-VG 
plot.  This effect (VT shift) has also been observed in ZnO 
nanowire FETs fabricated by bottom-up self assembly [6]. 
  The field-effect mobility is calculated from the 
transconductance (gm) using μe = gmL
2/CVD, where L is the 
nanowire channel length and C is the capacitance between the 
nanowire and the back-gate, calculated following the method 
in [8]. Using the measured 93 nm x 38 nm nanowire 
dimensions (Fig. 2) and the 100 nm SiO2  thickness gives 
C=4.14 x 10
-16 F for a 10 μm long nanowire. The field effect  
 
 
Fig. 2.     (top) Optical image of the ZnO nanowire array after 
metallization and  (bottom) SEM cross-section of ZnO nanowire formed 
at the side of a SiO2 pillar.  
 
 
Fig. 3.      (a) Measured I D-VG curves for a ZnO dual nanowire FET with  
L= 10 μm for  gate bias sweep rates of 2500, 6 and 1.2 V/s,  measured at 
VD=1V in ambient air. (inset) Linear  ID-VG  plots for gate bias sweep rates 
of 2500, 250, 100, 6 and 1.2 V/s. (b) ID-VD output characteristic of ZnO dual 
nanowire FET with L=10μm. The sweep rate for this measurement was 
2 V/s.
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mobility  μe  is found to vary with gate bias sweep rate, 
increasing from 1.05 cm
2/Vs to 5  cm
2/Vs as the gate bias 
sweep rate decreases from 2500 to 1.2 V/s at VD = 1 V.  
    Fig. 3b displays the output characteristic of a 10 µm ZnO 
dual nanowire FET and shows clear pinch-off and saturation. 
The sweep rate for this measurement was 2 V/s. For nanowire 
biosensors, the doping concentration in the nanowire 
determines the biosensor sensitivity [2] and hence it is 
important to characterize this parameter. The doping 
concentration can be calculated from the measured 
resistivity (ρ)  of  the  nanowires,  which  was  found  to  be        
57 Ω.cm at VG-VT = 2V and VD = 1V. The electron carrier 
concentration is estimated from the relation ne=1/ρqμe for 
different VG values. The carrier concentration decreases from 
1.0 x 10
17 to 2.2 x 10
16 cm
-3 as the gate bias sweep rate 
decreases from 2500 to 1.2 V/s at VG - VT = 2 V  and 
VD = 1 V. This value is about the same as the typical carrier 
concentration of as-grown bottom-up ZnO nanowires [9]. A 
carrier concentration in this range is likely to deliver a high 
sensitivity in a ZnO nanowire biosensor.  
    To test the reproducibility of the hysteresis, Fig. 4 
shows the transfer characteristics of 3 different devices: dual 
nanowire FETs with channel lengths of 10 μm and 20 μm and 
a 10 µm nanowire FET comprising 16 parallel nanowires. 
Hysteresis widths of 1.1  V, 1.5 and 0.6  V were obtained, 
respectively. The 20 µm nanowire FET shows the largest 
hysteresis width and the nanowire FET comprising 16 
parallel nanowires shows the smallest hysteresis width. The 
better hysteresis width on the latter device may be because 
the nanowires with the smallest hysteresis tend to dominate 
the conduction.  
 
III.  DISCUSSION 
 Hysteresis in ZnO nanowire FETs is due to the depletion 
of electrons from the nanowires during the measurements, 
which has a strong dependence on the adsorbed oxygen in the 
atmosphere as well as ZnO nanowire/insulator interface 
quality. The positive shift in threshold voltage as we decrease 
the VG sweep rate from 2500 to 1.2 V/s is caused by the 
depletion of carriers by the adsorption of oxygen during the 
measurements. The positive gate bias induces more 
adsorption of oxygen ions, so when a slower gate bias sweep 
rate is applied, more electrons are trapped on the ZnO 
nanowire surface by the adsorbed oxygen ions [6]. 
Consequently, more voltage is required to turn on the device 
(high threshold voltage, VT) and a larger hysteresis observed.  
Slower gate bias sweep rates will strongly bond the 
captured oxygen ions which are adsorbed on the ZnO 
surface. Thus, slow gate bias sweep rates will cause more 
oxygen adsorption than fast gate bias sweep rate [6]. As a 
result, the nanowire conduction channel is pinched due to 
surface-depletion-induced channel narrowing. This pinching 
moves the channel away from the nanowire surface and leads 
to a transconductance increase due to a reduction in surface 
scattering. This effect explains the five-fold increase of 
carrier mobility obtained at slow gate bias sweep rates. 
To better assess the performance of our ZnO nanowire 
FETs, Table I shows a comparison of values of threshold 
voltage shift obtained for our top-down ZnO nanowire 
devices with those of bottom-up fabricated devices reported 
by Maeng et al [6]. The results are presented for the same 
measurement conditions in which the gate bias sweep rate 
decreased from 2500 V/s to 1.2 V/s. In Maeng et al’s work 
[6], the ZnO nanowire FETs were measured under three 
different conditions; ambient air, nitrogen and air after 
PMMA passivation. For Maeng et al’s measurements in air, 
the threshold voltage shift increases positively by 11.6 V as 
the gate bias sweep voltage rate decreases from 2500 V/s to 
1.2 V/s. However, after PMMA passivation, the threshold 
voltage shift decreases to 3.3 V. In a nitrogen environment, 
the nanowire device was not influenced by the gate bias 
sweep rate, indicating that no oxygen was being absorbed on 
the nanowire surface. In our top-down ZnO device, the 
threshold  voltage  shift  measured  in  air  is  only  5.4 V.           
This value is nearly as good as the passivated value of Maeng 
et al [6], but was obtained without the use of any passivation.  
Fig. 5 displays a comparison of the curves in 
subthreshold region from [6] (black curves) and our work 
(red curves) at the same gate bias sweep rates of 2500, 250, 
100, 6 and 1.2 V/s and for measurements in ambient air. The 
arrows indicate the range of the threshold voltage shift 
measured from both sets of data. The threshold voltage shift 
from our results is 53% lower than that reported by Maeng et 
al [6]. 
TABLE I.    
THRESHOLD VOLTAGE  SHIFT  COMPARISON WITH BOTTOM-UP ZNO 
NANOWIRE DEVICES [6] 
 
 
 
Fig.4  Transfer characteristics of three different ZnO nanowire FETs 
measured with a gate bias sweep rate of 5 V/s. The array device is comprised 
of 16 parallel nanowires. 
Reference  Fabrication 
Method 
Measurement 
Conditions  VT shift [V] 
 [6] Bottom-up   
air 11.6 
nitrogen ~0 
Air after 
passivation  3.3 
This work  Top-Down  air  5.4 
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Fig.5      Comparison of  ID-VG curves for our ZnO nanowire FETs (red) with 
those of Maeng et al [7] (black). Results are presented for gate bias sweep 
rates of 2500, 250, 100, 6 and 1.2 V/s.  
 
Our top-down unpassivated ZnO nanowire devices also 
exhibit reproducible values of hysteresis width of less than 
1.5  V which is significantly better than bottom-up 
unpassivated devices and comparable to passivated devices.  
Hong et al [5]  showed a value of hysteresis width of 35 V on 
unpassivated rough nanowire devices. This value reduced to 
5 V for unpassivated smooth nanowire devices. The excellent 
values of hysteresis obtained on our top-down ZnO nanowire 
devices is an important result for biosensor applications, 
because low values of hysteresis are needed when sensing 
measurements are made in body fluids.  
Fig. 6 shows the schematic cross-section diagram of a 
typical bottom-up ZnO nanowire and our top-down ZnO 
nanowire. One of the surfaces of our nanowire is positioned 
against the SiO2 wall, which means that less surface area is 
exposed to the air, resulting in less influence from the 
adsorption of oxygen ions due to the applied positive gate 
bias. This may be the reason for the 53% lower threshold 
voltage shift than that reported by Maeng et al. A smoother 
nanowire surface may also contribute to the better values of 
threshold voltage shift seen in our work. In addition, our ZnO 
film is grown by ALD, which may give better control over 
the film quality than typically obtained with bottom-up grown 
nanowires.  
 
IV.  CONCLUSIONS 
      In conclusion, we have developed a simple top-down 
fabrication process based on a ZnO film deposited by remote-
plasma ALD at low temperature of 100
oC. The deposition 
process did not involve any post-deposition annealing and the 
ZnO nanowires were not passivated during the electrical 
measurements. A positive threshold voltage shift of 5.4  V 
obtained from the subthreshold plots as the gate bias sweep 
rate decreases from 2500 to 1.2 V/s which is 53% less than 
seen in bottom-up devices reported in the literature. A low 
value of hysteresis width of less than 1.5 V is achieved for all 
 
 
devices, which is again better than comparable results for 
bottom-up fabricated devices reported in the literature. This 
technology provides ZnO nanowire FETs with stable 
transistor characteristics and opens up opportunities for the   
low-cost mass manufacturing of ZnO nanowire FETs for 
biosensor applications. 
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Fig. 6.     Cross-sectional schematics of ZnO nanowires (a)  bottom-up ZnO 
nanowire (b) top-down fabricated ZnO nanowire  
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